Smts / Principal ASIC Design Engineer – PCI Design and Integration

,SMTS/Principal ASIC Design Engineer – PCI Design and Integration

Location:  Bangalore

Education: Graduate Degree in Electrical/Electronics Engg. (post Graduate is a plus)


– 8-20 years of ASIC RTL Design experience and Verilog/System Verilog proficiency

– Experience with multiple clock and power domains

– Extensive experience in integration and validation of high speed PCIe IP core

(including controller and PHY SerDes)

– Experience with PCIe protocol analyzers and debug

– Familiarity with PCIe driver and application software for Linux/Windows

– RTL Design and implementation of interface logic between PCIe controller and DMA engines

for high performance networking application

– Create block-level micro-architecture specification and that outline interfaces, timing behavior, design tradeoffs,

and performance goals

– Review vendor IP integration guidelines and verify the compliance throughout the design flow

– Run integrity check tools such as Lint/CDC/DFT/LEC/UPF to satisfy coding and implementation guidelines

– Participate in design verification process by reviewing test plans, coverage reports, writing assertions

and other design modifications to improve verification quality

– Participate in physical implementation process by providing synthesis constraints, timing exceptions and

making design updates to meet area, power and performance goals

– Be able to work and communicate with multi-site teams

– Responsible for the review of netlist releases (pre/post-route/eco, block/chip)

– ASIC product life cycle experience (requirements, design, implementation, test and post-silicon validation)

Employer: Mulya Consulting hiring for Semiconductor Product development MNC (listed in Nyse)
Salary: ₹ Not Disclosed by Recruiter
Industry: Appliances
Location: Bengaluru

[Apply here ]

More jobs in India ...